Original document(38 pages)  中文版
    Provided is a data output circuit having small occupancy area in which a through rate can be set later than a normal mode and data is outputted without causing malfunction with low current consumption even at the time of adjusting a through rate. Data for switching a through rate of a data output circuit included in a data input/output circuit (8) by a normal rate and a slow through rate is stored in a mode register (5). A through rate setting signal (SLWM) is generated conforming to data stored in the mode register (5), and a through rate of the data input/output circuit is switched between a normal mode and a slow through rate being smaller than a through rate at the time of normal mode conforming to a through rate switching circuit (7).
Application Number
申请号
02119978 Application Date
申请日
2002.05.13
Title 名称 Semi-conductor device of data output circuit with adjusting switching rate
Publication Number
公开号
1391230 Publication Date
公开日
2003.01.15
Approval Pub. Date Granted Pub. Date
International Classification 分类号 G11C11/407;H03K19/094
Applicant(s) Name
申请人
Mitsubishi Electric Corp.
Address 地址
Inventor(s) Name 发明人 Matsumoto Junko;Yamauchi Tadaaki;Okamoto Takeo
Attorney & Agent 代理人 yang kai wang zhongzhong
More information 更  多  信  息


 Related patents information
Output circuit
Semiconductor device
Semiconductor memory
Semiconductor device
Semiconductor device
Semiconductor memory
Clock syncronous semiconductor memory
Semiconductor storage device
Semiconductor storage working at low power consumption
Semiconductor storage capable of compatible two kinds of addrss selective pass waiting time at work
Google
Note:All patent data come from State Intellectual Property Office of the People's Republic of China. If there were discrepancies between here and the State Intellectual Property office, the later is more accurate. The patent data is only for public exchange and learning purposes. We are not responsible for the adverse consequences with unverified use of the data.