Original document(27 pages)  中文版
    A method of manufacturing a semiconductor device by which an insulating tolerance of a porosity film is settled and a wiring reliability is improved without generating any leakage current or the like between adjacent wiring lines, is provided. The method of manufacturing a semiconductor device comprises the steps of forming a porosity film on a semiconductor substrate; forming a recess in which the surface of the semiconductor substrate is exposed at the bottom of the recess in the porosity film; forming a non-porous film so as to cover the inner wall of the recess, and whole surfaces of the porosity film; alternatively eliminating the non-porous film formed at the bottom of the recess, and the non-porous film located on the porosity film by an anisotropic etching; and forming a barrier metal film and a metal film so as to embed the recess. A process performing the anisotropic etching is carried out by an etching gas in which a mixing ratio expressed by formula: (compound gas including ''nitrogen'' + inert gas)/compound gas including ''fluorineis'', set 45 or more, or 100 or less.
Application Number
申请号
200610114963 Application Date
申请日
2006.08.14
Title 名称 Method for manufacturing semiconductor device and semiconductor device
Publication Number
公开号
1913127 Publication Date
公开日
2007.02.14
Approval Pub. Date Granted Pub. Date
International Classification 分类号 H01L21/768;H01L21/311;H01L23/522;H01L23/532
Applicant(s) Name
申请人
NEC Electronics Corp.
Address 地址
Inventor(s) Name 发明人 Furuya Akira
Attorney & Agent 代理人 sun zhi lu jinhua
More information 更  多  信  息


 Related patents information
Method for fabricating ferroelectric integrated circuits
Method of fabricating ferroelectric integrated circuit using oxygen to inhibit and repair hydrogen degradation
Method of fabricating ferroelectric integrated circuit using dry and wet etching
Ferroelectric integrated circuit having low sensitivity to hydrogen exposure and method for fabricating same
Ferroelectric integrated circuit with oxygen doped protective layer
Integrated circuit with self-aligning hydrogen barrier layer and its preparing process
Semiconductor device and method of fabricating the same
Deposition apparatus and method for depositing film
Semiconductor device and method for manufacturing same
Semiconductor device and method of manufacturing the same
Google
Note:All patent data come from State Intellectual Property Office of the People's Republic of China. If there were discrepancies between here and the State Intellectual Property office, the later is more accurate. The patent data is only for public exchange and learning purposes. We are not responsible for the adverse consequences with unverified use of the data.