Original document(38 pages)  中文版
    An integrated circuit package comprises an integrated circuit die comprising a first pad, a second pad adjacent to the first pad, a third pad adjacent to the second pad, and a fourth pad adjacent to the third pad. A lead frame comprising a first lead, a second lead adjacent to the first lead, a third lead adjacent to the second lead, and a fourth lead adjacent to the third lead. First, second, third and fourth bondwires connect the first, second, third and fourth leads to the first, second, third and fourth pads, respectively. The first and second leads and the third and fourth leads are spaced at a first distance and the second and third leads are spaced at a second distance that is different than the first distance.
Application Number
申请号
200610098832 Application Date
申请日
2006.07.13
Title 名称 Packaging for high speed integrated circuits
Publication Number
公开号
1933134 Publication Date
公开日
2007.03.21
Approval Pub. Date Granted Pub. Date
International Classification 分类号 H01L23/48;H01L23/488;H01L23/495;H01L23/50
Applicant(s) Name
申请人
Mawier Internat Trade Co., Ltd.
Address 地址
Inventor(s) Name 发明人
Attorney & Agent 代理人 songhe
More information 更  多  信  息


 Related patents information
Amplifiers with compensation
Amplifiers with compensation
On-die heating circuit and control loop for rapid heating of the die
Processor architecture
Nested transimpedance amplifier
Nested transimpedance amplifier
Nested transimpedance amplifier
Pipelined analog-to-digital converters
Flash adc
Variable power adaptive transmitter
Google
Note:All patent data come from State Intellectual Property Office of the People's Republic of China. If there were discrepancies between here and the State Intellectual Property office, the later is more accurate. The patent data is only for public exchange and learning purposes. We are not responsible for the adverse consequences with unverified use of the data.