Original document(42 pages)  中文版
    The invention provides an electron package structure with a System In Package arrangement, the structure comprises at least a conductor joint chip and at least a flip-chip package chip. The at least a conductor joint chip is positioned on one layer of a first layer and a second layer, the at least a flip-chip package chip is positioned on the other layer of the first layer and the second layer. The invention joints a lot of ICs in the SIP sturcture by z joints of routing machine, reduces the complexity of connecting a two-stacks conductor joint chip to a supporting substrate or a connecting surface, and increases a design elasticity.
Application Number
申请号
200610091593 Application Date
申请日
2006.06.14
Title 名称 Electron package structure
Publication Number
公开号
1933148 Publication Date
公开日
2007.03.21
Approval Pub. Date Granted Pub. Date
International Classification 分类号 H01L25/00;H01L25/065;H01L23/488
Applicant(s) Name
申请人
Taiwan Semiconductor Mfg
Address 地址
Inventor(s) Name 发明人
Attorney & Agent 代理人 chenchen
More information 更  多  信  息


 Related patents information
Manufacture of dielectric layer of gate
System and method of heat dissipation in semiconductor devices
Bond pad structure for integrated circuit chip
Integrated circuit encapsulation body and fabricating method thereof
Semiconductor wafer
Semiconductor wafer with protection structure against damage during a die separation process
Integrated circuit structure
Method and apparatus for semiconductor element and the element
Semiconductor structure, electrical fuse and method of forming the same
Method for forming integrated circuit and structure
Google
Note:All patent data come from State Intellectual Property Office of the People's Republic of China. If there were discrepancies between here and the State Intellectual Property office, the later is more accurate. The patent data is only for public exchange and learning purposes. We are not responsible for the adverse consequences with unverified use of the data.